



Component value change history

P-Code: U99098-0

[illegible][illegible]


				
Title				
BOM & PCB HISTORY				
Size	Document Number			Rev
Custom	GA-78LMT-S2P			4.01
Date:	Friday, October 21, 2011	Sheet	2	of 28

www.xinxunwei.com 400-800-9990
RS780L CUSTOMER DESKTOP DESIGN



L0_CADIN_L[0..15] <9>
L0_CADIN_H[0..15] <9>


L0_CADOUT_L[0..15] <9>
L0_CADOUT_H[0..15] <9>








Gigabyte Confidential
Do not Copy


CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B









L0_CADIN_L[0..15] <L0_CADIN_L[0..15] <4>
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] <4>

L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] <4>
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] <4>

U3A

PART 1 OF 6


HYPER TRANSPORT CPU I/F

<4> L0_CLKOUT_H0 > L0_CLKOUT_H0 T22 HT_RXCLK0P
<4> L0_CLKOUT_L0 > L0_CLKOUT_L0 T23 HT_RXCLK0N
<4> L0_CLKOUT_H1 > L0_CLKOUT_H1 AB23 HT_RXCLK1P
<4> L0_CLKOUT_L1 > L0_CLKOUT_L1 AA22 HT_RXCLK1N

<4> L0_CTLOUT_H0 > L0_CTLOUT_H0 M22 HT_RXCTL0P
<4> L0_CTLOUT_L0 > L0_CTLOUT_L0 M23 HT_RXCTL0N
<4> L0_CTLOUT_H1 > L0_CTLOUT_H1 R21 HT_RXCTL1P
<4> L0_CTLOUT_L1 > L0_CTLOUT_L1 R20 HT_RXCTL1N

R267 301/4/1 HT_RXCALP C23
HT_RXCALN A24 HT_RXCALN
HT_RXCALP HT_TXCALN
HT_TXCALN

RS780L/FCBGA528/A13/[10HB1-06760G-20R]



HT_TXCAD0P D24 L0_CADIN_H0
HT_TXCAD0N D25 L0_CADIN_L0
HT_TXCAD1P E24 L0_CADIN_H1
HT_TXCAD1N E25 L0_CADIN_L1
HT_TXCAD2P F24 L0_CADIN_H2
HT_TXCAD2N F25 L0_CADIN_L2
HT_TXCAD3P G24 L0_CADIN_H3
HT_TXCAD3N G25 L0_CADIN_L3
HT_TXCAD4P H24 L0_CADIN_H4
HT_TXCAD4N H25 L0_CADIN_L4
HT_TXCAD5P J24 L0_CADIN_H5
HT_TXCAD5N J25 L0_CADIN_L5
HT_TXCAD6P K24 L0_CADIN_H6
HT_TXCAD6N K25 L0_CADIN_L6
HT_TXCAD7P L24 L0_CADIN_H7
HT_TXCAD7N L25 L0_CADIN_L7

HT_TXCAD8P F21 L0_CADIN_H8
HT_TXCAD8N G21 L0_CADIN_L8
HT_TXCAD9P G20 L0_CADIN_H9
HT_TXCAD9N H21 L0_CADIN_L9
HT_TXCAD10P J20 L0_CADIN_H10
HT_TXCAD10N J21 L0_CADIN_L10
HT_TXCAD11P K17 L0_CADIN_H11
HT_TXCAD11N K18 L0_CADIN_L11
HT_TXCAD12P L19 L0_CADIN_H12
HT_TXCAD12N M19 L0_CADIN_L12
HT_TXCAD13P M18 L0_CADIN_H13
HT_TXCAD13N M19 L0_CADIN_L13
HT_TXCAD14P M21 L0_CADIN_H14
HT_TXCAD14N P21 L0_CADIN_L14
HT_TXCAD15P P18 L0_CADIN_H15
HT_TXCAD15N M18 L0_CADIN_L15

H24 L0_CLKIN_H0 > L0_CLKIN_H0 <4>
H25 L0_CLKIN_L0 > L0_CLKIN_L0 <4>
L21 L0_CLKIN_H1 > L0_CLKIN_H1 <4>
L20 L0_CLKIN_L1 > L0_CLKIN_L1 <4>

M24 L0_CTLIN_H0 > L0_CTLIN_H0 <4>
M25 L0_CTLIN_L0 > L0_CTLIN_L0 <4>
P19 L0_CTLIN_H1 > L0_CTLIN_H1 <4>
R18 L0_CTLIN_L1 > L0_CTLIN_L1 <4>

B24 HT_TXCALP R268 301/4/1
B25 HT_TXCALN

<17> PCIE2_IP
<17> PCIE2_IN
<19> ML_IP
<19> ML_IN

<13> A_RX0P
<13> A_RX0N
<13> A_RX1P
<13> A_RX1N
<13> A_RX2P
<13> A_RX2N
<13> A_RX3P
<13> A_RX3N

A_RX0P AA8
A_RX0N Y8
A_RX1P AA7
A_RX1N Y7
A_RX2P AA6
A_RX2N W5
A_RX3P W5
A_RX3N Y5

EXP_A_RXP[0..15] >>> EXP_A_RXP[0..15] <17>
EXP_A_RXN[0..15] >>> EXP_A_RXN[0..15] <17>
EXP_A_TXP[0..15] >>> EXP_A_TXP[0..15] <17>
EXP_A_TXN[0..15] >>> EXP_A_TXN[0..15] <17>

U3B

PART 2 OF 6

PCIE I/F GFX

PCIE I/F GPP

PCIE I/F SB

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

RS780L/FCBGA528/A13/[10HB1-06760G-20R]

GFX_RX0P D4
GFX_RX0N C4
GFX_RX1P A3
GFX_RX1N B3
GFX_RX2P C2
GFX_RX2N C1
GFX_RX2N F5
GFX_RX3P F5
GFX_RX3N G5
GFX_RX4P G6
GFX_RX4N H6
GFX_RX5P H6
GFX_RX5N J6
GFX_RX6P J6
GFX_RX6N J5
GFX_RX7P J7
GFX_RX7N J8
GFX_RX8P L5
GFX_RX8N L6
GFX_RX9P M8
GFX_RX9N L8
GFX_RX10P P7
GFX_RX10N M7
GFX_RX11P P5
GFX_RX11N M5
GFX_RX12P P8
GFX_RX12N R8
GFX_RX13P R6
GFX_RX13N R5
GFX_RX14P P3
GFX_RX14N T4
GFX_RX15P T3
GFX_RX15N T3

GPP_RX0P
GPP_RX0N
GPP_RX1P
GPP_RX1N
GPP_RX2P
GPP_RX2N
GPP_RX3P
GPP_RX3N
GPP_RX4P
GPP_RX4N
GPP_RX5P
GPP_RX5N

SB_RX0P
SB_RX0N
SB_RX1P
SB_RX1N
SB_RX2P
SB_RX2N
SB_RX3P
SB_RX3N

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

RS780L/FCBGA528/A13/[10HB1-06760G-20R]

GFX_TX0P A5
GFX_TX0N B5
GFX_TX1P A4
GFX_TX1N B4
GFX_TX2P C3
GFX_TX2N B2
GFX_TX2N D1
GFX_TX3P D2
GFX_TX3N E2
GFX_TX4P E1
GFX_TX4N F4
GFX_TX5P F3
GFX_TX5N F1
GFX_TX6P F2
GFX_TX6N H4
GFX_TX7P H3
GFX_TX7N H1
GFX_TX8P H2
GFX_TX8N J2
GFX_TX9P J1
GFX_TX9N K4
GFX_TX10P K3
GFX_TX10N K2
GFX_TX11P K1
GFX_TX11N M4
GFX_TX12P M3
GFX_TX12N M1
GFX_TX13P M2
GFX_TX13N N2
GFX_TX14P N1
GFX_TX14N P2
GFX_TX15P P1
GFX_TX15N P2

GPP_TX0P
GPP_TX0N
GPP_TX1P
GPP_TX1N
GPP_TX2P
GPP_TX2N
GPP_TX3P
GPP_TX3N
GPP_TX4P
GPP_TX4N
GPP_TX5P
GPP_TX5N

SB_TX0P
SB_TX0N
SB_TX1P
SB_TX1N
SB_TX2P
SB_TX2N
SB_TX3P
SB_TX3N

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)


RS780L/FCBGA528/A13/[10HB1-06760G-20R]

PLACE CAP CLOSE TO CONNECTOR

GIGABYTE™

Title		
RS780 HT-LINK I/F		
Size	Document Number	Rev
Custom	GA-78LMT-S2P	4.01
Date:	Friday, October 21, 2011	Sheet 9 of 28

NB_HS[12SP2-SA0701-01R_12SP2-SA0701-02R]



PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLTP18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDLTP18	+1.8V	NC	+1.8V

GROUND

Please use 1mm pad size,
place all ELT test pads
on bottom side only


PART 5/6

POWER

RS780L/FCBGA528/A13[10HB1-06760G-20R]

GIGABYTE™


Title RS780 POWER & GND		
Size Custom	Document Number GA-78LMT-S2P	Rev 4.01
Date: Friday, October 21, 2011	Sheet 11	of 28



1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE

2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE

3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN



watch dog --
RESTORE# 接 RESET

	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

**SEL_HTT66/REF0			OUT 3.3V 14.318MHz REF output.
IN	Low	100MHz differential HT clock, (Internal 120KΩ pull-down)	
	High	66MHz 3.3V single ended HT clock.	

NO. 0000 INPUT TABLE

NO. CLK0K8	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* the GFX_REFCLK input is required for all cases

GIGABYTE™

Title				Rev
ICS9LPRS485C				4.01
Size	Document Number	GA-78LMT-S2P		
Custom				
Date:	Friday, October 21, 2011	Sheet	12	of 28







PLACE SATA AC COUPLING
CAPS CLOSE TO SB600



PLACE SATA CAL
RES VERY CLOSE
TO BALL OF U600

NOTE:
R650 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK



SB700

Part 2 of 5

SERIAL ATA

SPI ROM

SATA PWR

HW MONITOR

SATA X1

SATA X2

SATA X3

SATA X4

SATA X5

SATA X6

SATA X7

SATA X8

SATA X9

SATA X10

SATA X11

SATA X12

SATA X13

SATA X14

SATA X15

SATA X16

SATA X17

SATA X18

SATA X19

SATA X20

SATA X21

SATA X22

SATA X23

SATA X24

SATA X25

SATA X26

SATA X27

SATA X28

SATA X29

SATA X30

SATA X31

SATA X32

SATA X33

SATA X34

SATA X35

SATA X36

SATA X37

SATA X38

SATA X39

SATA X40

SATA X41

SATA X42

SATA X43

SATA X44

SATA X45

SATA X46

SATA X47

SATA X48

SATA X49

SATA X50

SATA X51

SATA X52

SATA X53

SATA X54

SATA X55

SATA X56

SATA X57

SATA X58

SATA X59

SATA X60

SATA X61

SATA X62

SATA X63

SATA X64

SATA X65

SATA X66

SATA X67

SATA X68

SATA X69

SATA X70

SATA X71

SATA X72

SATA X73

SATA X74

SATA X75

SATA X76

SATA X77

SATA X78

SATA X79

SATA X80

SATA X81

SATA X82

SATA X83

SATA X84

SATA X85

SATA X86

SATA X87

SATA X88

SATA X89

SATA X90

SATA X91

SATA X92

SATA X93

SATA X94

SATA X95

SATA X96

SATA X97

SATA X98

SATA X99

SATA X100

SATA X101

SATA X102

SATA X103

SATA X104

SATA X105

SATA X106

SATA X107

SATA X108

SATA X109

SATA X110

SATA X111

SATA X112

SATA X113

SATA X114

SATA X115

SATA X116

SATA X117

SATA X118

SATA X119

SATA X120

SATA X121

SATA X122

SATA X123

SATA X124

SATA X125

SATA X126

SATA X127

SATA X128

SATA X129

SATA X130

SATA X131

SATA X132

SATA X133

SATA X134

SATA X135

SATA X136

SATA X137

SATA X138

SATA X139

SATA X140

SATA X141

SATA X142

SATA X143

SATA X144

SATA X145

SATA X146

SATA X147

SATA X148

SATA X149

SATA X150

SATA X151

SATA X152

SATA X153

SATA X154

SATA X155

SATA X156

SATA X157

SATA X158

SATA X159

SATA X160

SATA X161

SATA X162

SATA X163

SATA X164

SATA X165

SATA X166

SATA X167

SATA X168

SATA X169

SATA X170

SATA X171

SATA X172

SATA X173

SATA X174

SATA X175

SATA X176

SATA X177

SATA X178

SATA X179

SATA X180

SATA X181

SATA X182

SATA X183

SATA X184

SATA X185

SATA X186

SATA X187

SATA X188

SATA X189

SATA X190

SATA X191

SATA X192

SATA X193

SATA X194

SATA X195

SATA X196

SATA X197

SATA X198

SATA X199

SATA X200

SATA X201

SATA X202

SATA X203

SATA X204

SATA X205

SATA X206

SATA X207

SATA X208

SATA X209

SATA X210

SATA X211

SATA X212

SATA X213

SATA X214

SATA X215

SATA X216

SATA X217

SATA X218

SATA X219

SATA X220

SATA X221

SATA X222

SATA X223

SATA X224

SATA X225

SATA X226

SATA X227

SATA X228

SATA X229

SATA X230

SATA X231

SATA X232

SATA X233

SATA X234

SATA X235

SATA X236

SATA X237


SATA X238



SATA X239





SATA X240


SATA X241

SATA X242

















Hardware Monitor circuits




SYSTEM FAN






CPU_FAN





ATX POWER CONNECTOR




GIGABYTE™			
Title ATX, FRONT PANEL			
Size	Document Number	Rev	
Custom	GA-78LMT-S2P	4.01	
Date:	Friday, October 21, 2011	Sheet	24 of 28


<26> CPUVDD_EN CPUVDD_EN DR1 0/4/SHT/X 6323 EN








PWROK (SVI)
Low : "metal VID"
High : running protocol

EN rising edge :
Hi : PVI mode
Low : SVI mode


Pin 34 Input, Pin 37 Output











VCC_SB_OV1	VCC_SB_OV2	VCC_SB
L	X	1.30V
X	L	1.40V
L	L	1.50V


GIGABYTE™



GIGABYTE™

Title		
DDRII POWER , VCC18		
Size	Document Number	Rev
Custom	GA-78LMT-S2P	4.01
Date:	Friday, October 21, 2011	Sheet 28 of 28